Memory management, memory control system and writing method for managing rewritable semiconductor non-volatile memory of a memory storage system
AssigneePhison Electronics Corp.
InventorChih-Kang Yeh
Life of this patent
Estimating the term…
Loading patent…
AssigneePhison Electronics Corp.
InventorChih-Kang Yeh
Estimating the term…
A memory management and writing method for managing a memory module is provided. The memory module has a plurality of memory units and a plurality of data input/output buses corresponding to the memory units. The method includes configuring a plurality of logical units, dividing each of the logical units as a plurality of logical parts, and mapping the logical parts of each of the logical units to physical blocks of the memory units. The method also includes respectively establishing mapping tables corresponding to the data input/output buses, and only using one of the data input/output buses to write data from a host system into the corresponding memory unit according to the mapping table corresponding to the data input/output bus. Accordingly, the method can effectively increase the speed of writing data into the memory module.
A memory management and writing method, for managing a memory module, wherein the memory module includes a first memory unit, a first data input/output bus for the first memory unit, a second memory unit and a second data input/output bus for the second memory unit, and wherein the first memory unit and the second memory unit have a plurality of physical blocks, the memory management and writing method comprising:
A memory storage system, comprising:
A memory controller, for managing a memory module, wherein the memory module includes a first memory unit, a first data input/output bus for the first memory unit, a second memory unit and a second data input/output bus for the second memory unit, the first memory unit and the second memory unit have a plurality of physical blocks, wherein each of physical blocks has a plurality of physical pages, each of the physical pages is programmable separately and the physical pages belonging to the same physical block are erasable together, the memory controller comprising:
Dependencies are inferred from the claim text.