Design-dependent integrated circuit disposition
AssigneeInternational Business Machines Corporation
InventorsPeter Anton Habitz, Jinjun Xiong, Vladimir Zolotov
Life of this patent
Estimating the term…
Abstract
A method of integrated circuit (IC) disposition includes the steps of determining one or more disposition criteria based at least in part on statistical timing of a given IC design; and determining whether a given IC according to the given IC design satisfies the one or more disposition criteria based at least in part on one or more measurements of at least one test structure.
Claims17
An apparatus for use in integrated circuit (IC) disposition, the apparatus comprising:
- a processor;
- and
- a memory coupled to the processor;
- wherein the processor is operative to perform the steps of:
- determining one or more disposition criteria based at least in part on statistical timing of a given IC design;
- and
- determining whether a given IC according to the given IC design satisfies the one or more disposition criteria based at least in part on one or more measurements of at least one test structure performed on the at least one test structure without measuring a functional part of an IC chip.
A computer program product comprising a non-transitory computer readable recordable storage medium including computer usable program code for integrated circuit (IC) disposition, the computer program product comprising computer usable program code, which when executed by a processor, performs the steps of:
- determining one or more disposition criteria based at least in part on statistical timing of a given IC design;
- and
- determining whether a given IC according to the given IC design satisfies the one or more disposition criteria based at least in part on one or more measurements of at least one test structure performed on the at least one test structure without measuring a functional part of an IC chip.
An apparatus for use in integrated circuit (IC) disposition, the apparatus comprising:
- a processor;
- and
- a memory coupled to the processor;
- wherein the processor is operative to perform the steps of:
- determining one or more disposition criteria based at least in part on statistical timing of a given IC design;
- and
- determining whether a given IC according to the given IC design satisfies the one or more disposition criteria based at least in part on one or more measurements of at least one test structure, wherein the one or more measurements of the at least one test structure comprise one or more frequency measurements of at least one performance sensitive ring oscillator (PSRO).
A computer program product comprising a non-transitory computer readable recordable storage medium including computer usable program code for integrated circuit (IC) disposition, the computer program product comprising computer usable program code, which when executed by a processor, performs the steps of:
- determining one or more disposition criteria based at least in part on statistical timing of a given IC design;
- and
- determining whether a given IC according to the given IC design satisfies the one or more disposition criteria based at least in part on one or more measurements of at least one test structure, wherein the one or more measurements of the at least one test structure comprise one or more frequency measurements of at least one performance sensitive ring oscillator (PSRO).
Dependencies are inferred from the claim text.