Self-aligned barrier and capping layers for interconnects
AssigneePresident and Fellows of Harvard College
InventorsRoy Gerald Gordon, Harish B. Bhandari, Yeung Au, Youbo Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneePresident and Fellows of Harvard College
InventorsRoy Gerald Gordon, Harish B. Bhandari, Yeung Au, Youbo Lin
Estimating the term…
An interconnect structure for integrated circuits for copper wires in integrated circuits and methods for making the same are provided. Mn, Cr, or V containing layer forms a barrier against copper diffusing out of the wires, thereby protecting the insulator from premature breakdown, and protecting transistors from degradation by copper. The Mn, Cr, or V containing layer also promotes strong adhesion between copper and insulators, thus preserving the mechanical integrity of the devices during manufacture and use, as well as protecting against failure by electromigration of the copper during use of the devices and protecting the copper from corrosion by oxygen or water from its surroundings. In forming such integrated circuits, certain embodiments of the invention provide methods to selectively deposit Mn, Cr, V, or Co on the copper surfaces while reducing or even preventing deposition of Mn, Cr, V, or Co on insulator surfaces. Catalytic deposition of copper using a Mn, Cr, or V containing precursor and an iodine or bromine containing precursor is also provided.
A process for forming an integrated circuit interconnect structure, said process comprising:
Dependencies are inferred from the claim text.