Configurable inputs and outputs for memory stacking system and method
AssigneeRound Rock Research, LLC
InventorJeffrey W. Janzen
Life of this patent
Estimating the term…
Abstract
Embodiments of the present invention relate to configurable inputs and/or outputs for memory and memory stacking applications in processor-based systems. More specifically, embodiments of the present invention include processor-based systems with volatile-memory having memory devices that include a die having a circuit configured for enablement by a particular signal, an input pin configured to receive the particular signal, and a path selector configured to selectively designate a signal path to the circuit from the input pin.
Claims19
A processor-based system comprising:
- at least one processor;
- a user interface coupled to the processor;
- a display coupled to the processor;
- at least one communications port coupled to the processor;
- a memory operably coupled to the processor, wherein the processor controls the system by implementing software programs stored in the memory;
- the memory comprising a plurality of dies in a stacked configuration, the die comprising:
- a top surface and a bottom surface separated by a thickness, the die configured to receive a control signal and provide a first path for the control signal disposed through the die from the top surface to the bottom surface in a direction generally parallel to the thickness and a second path disposed through the die from the top surface to the bottom surface in the direction generally parallel to the thickness;
- a circuit included in the die, the circuit configured to be enabled by the control signal via the first path or the second path;
- and
- a path selector comprising a multiplexer to select the first path or the second path for transmission of the control signal.
A processor-based system comprising:
- at least one processor;
- a user interface coupled to the processor;
- a display coupled to the processor;
- at least one communications port coupled to the processor;
- a memory operably coupled to the processor, wherein the processor controls the system by implementing software programs stored in the memory;
- the memory comprising a plurality of dies in a stacked configuration, the die comprising:
- a top surface and a bottom surface separated by a thickness, the die configured to receive a first control signal and provide a first path for the control signal disposed through the die from the top surface to the bottom surface in a direction generally parallel to the thickness and to receive a second control signal and provide a second path for the second control signal disposed through the die from the top surface to the bottom surface in the direction generally parallel to the thickness;
- a circuit included in the die, the circuit configured to be enabled by the first control signal via the first path or by the second control signal via the second path;
- and
- a path selector comprising a multiplexer to select the first path or the second path.
A processor-based system comprising:
- at least one processor;
- a user interface coupled to the processor;
- a display coupled to the processor;
- at least one communications port coupled to the processor;
- a memory operably coupled to the processor, wherein the processor controls the system by implementing software programs stored in the memory;
- the memory comprising a plurality of dies in a stacked configuration, the die comprising:
- a top surface and a bottom surface separated by a thickness,
- a first set of control pins capable of receiving a first control signal and providing a first path for the first control signal disposed through the die from the top surface to the bottom surface in a direction generally parallel to the thickness;
- a second set of control pins capable of receiving a second control signal and providing a second path for the second control signal disposed through the die from the top surface to the bottom surface in the direction generally parallel to the thickness;
- a circuit included in the die, the circuit configured to be enabled by the first control signal via the first path or by the second control signal via the second path;
- and
- a path selector comprising a multiplexer to select the first path or the second path.
Dependencies are inferred from the claim text.