Rate matching apparatus and rate matching method thereof
AssigneeElectronics and Telecommunications Research Institute
InventorsDae Soon Cho, EunTae Kim, Hee Sang Chung, JungSook Bae, Daeho Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeElectronics and Telecommunications Research Institute
InventorsDae Soon Cho, EunTae Kim, Hee Sang Chung, JungSook Bae, Daeho Kim
Estimating the term…
Provided is a rate matching apparatus. The rate matching apparatus includes interleavers, dummy bit removers, a bit collector, a memory and a selector. The interleavers interleave code blocks, respectively. The dummy bit removers remove dummy bits of the interleaved code blocks, respectively. The bit collector collects code blocks with the dummy bits removed by bit units, and divides a collected data bit stream into systematic data and parity data. The memory stores the systematic data and the parity data in parallel. The selector outputs in parallel a plurality of data bits which are selected from the systematic data and parity data of the memory.
A rate matching apparatus comprising:
A rate matching method comprising:
A rate matching method comprising:
Dependencies are inferred from the claim text.