Clock-synchronized method for universal serial bus (USB)
AssigneeGenesys Logic, Inc.
InventorsJiun-cheng Hsieh, Ying-chen Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeGenesys Logic, Inc.
InventorsJiun-cheng Hsieh, Ying-chen Lin
Estimating the term…
A clock-synchronized method for universal serial bus (USB) is described. The method includes the following steps of: (a) a transmitter sends a periodic signal to a host unit during a first time interval; (b) the host unit transmits a first equalization training sequence signal to a receiver during a second time interval to train the receiver and the transmitter continuously sends the periodic signal to the host unit; (c) a clock and data recovery device extracts the first equalization training sequence signal during the second time interval to generate a extracted clock signal and a data signal; and (d) the transmitter sends a second equalization training sequence signal to the host unit based on the extracted clock signal during the third time interval to train the host unit and the receiver and the transmitter commonly utilize the extracted clock signal as a reference clock.
A clock-synchronized method for a clock-synchronized system wherein the clock-synchronized system has a host unit and a controlled device, and the controlled device comprises a receiver, a transmitter and a clock/data recovery device, the clock-synchronized method comprising the steps of:
Dependencies are inferred from the claim text.