Apparatuses and methods for altering a forward path delay of a signal path
AssigneeMicron Technology, Inc.
InventorsJongtae Kwak, Kallol Mazumder
Life of this patent
Estimating the term…
Abstract
Apparatuses and methods related to altering the timing of command signals for executing commands is disclosed. One such method includes calculating a forward path delay of a clock circuit in terms of a number of clock cycles of an output clock signal provided by the clock circuit and adding a number of additional clock cycles of delay to a forward path delay of a signal path. The forward path delay of the clock circuit is representative of the forward path delay of the signal path and the number of additional clock cycles is based at least in part on the number of clock cycles of forward path delay.
Claims27
An apparatus, comprising:
- a signal path including a first adjustable delay circuit and further including a shift circuit, wherein the shift circuit is configured to add a number of clock cycles of a clock signal to a forward path delay of the signal path, the number of clock cycles based at least in part on a count value;
- a clock circuit configured to provide to the signal path as the clock signal an output clock signal having a delay relative to an input clock signal, wherein the clock circuit includes a second adjustable delay circuit matched to the first adjustable delay and the clock circuit having a forward path delay representative of the forward path delay of the signal path;
- and
- a forward path measurement circuit coupled to the clock circuit and configured to count clock cycles of the output clock signal representative of the forward path delay of the clock circuit and provide the count to the signal path as the count value.
An apparatus, comprising:
- a signal path including first and second shift circuits, wherein each shift circuit is configured to add a respective number of clock cycles to a forward path delay of the signal path;
- a clock circuit coupled to the signal path and configured to provide an output clock signal to clock the first and second shift circuits, wherein the clock circuit has a forward path delay representative of the forward path delay of the signal path;
- and
- a forward path measurement circuit coupled to the clock circuit and configured to measure the forward path delay in terms of clock cycles of the output clock signal and provide a count representative of the forward path delay to the first and second shift circuits.
A method, comprising:
- calculating a forward path delay of a clock circuit in terms of a number of clock cycles of an output clock signal provided by the clock circuit;
- and
- adding a number of additional clock cycles of delay to a forward path delay of a signal path, wherein the forward path delay of the clock circuit is representative of the forward path delay of the signal path and the number of additional clock cycles is based at least in part on the number of clock cycles of forward path delay.
A method, comprising:
- counting a number of clock cycles of propagation delay for a forward path delay of a clock circuit;
- and
- adding to a forward path delay of a signal path a number of clock signals, wherein the number of clock signals is based at least in part on a difference between a CAS latency and the number of clock cycles of propagation delay for the forward path delay of the clock circuit.
Dependencies are inferred from the claim text.