US 8,527,936 B2Granted

Method and system for implementing graphical analysis of hierarchical coverage information using treemaps

AssigneeCadence Design Systems, Inc.

InventorsAnuja Jain, Sandeep Pagey, Yaron Peri-Glass

Life of this patent

Estimating the term…

Loading patent…

Abstract

An improved method, system, user interface, and computer program product is disclosed for performing graphical analysis of coverage. According to some approaches, a graphical user interface uses treemaps to provide analysis of verification coverage. This allows the user to efficiently obtain the overall and/or complete picture of the coverage space, as well as the relative size of nodes in terms of number of coverage elements contained in them. Moreover, the present treemap approach provides relative comparison of coverage of the nodes and allows the user to identify whether there is any missing coverage, and if so, whether the missing coverage evenly balanced. This information is very useful for the decision made by the user regarding overall coverage and steps to be taken to improve the coverage.

Claims45

Dependent claims

A computer program product that includes a non-transitory computer readable storage medium, the non-transitory computer readable storage medium comprising a plurality of computer instructions which, when executed by at least one processor, cause the processor to execute a method for displaying coverage information for verification, the method comprising:

using at least one process that is at least to perform a process, the process comprising:
generating a treemap to display coverage information for a verification activity for a hierarchical electronic circuit design having a plurality of nodes, wherein generating the treemap to display the coverage information comprises:
generating the treemap based at least in part upon whether the tree map includes a complete hierarchy or a single hierarchical level by using at least a priority that is determined between preservation of an order of the plurality of nodes and improvement of an aspect for at least a part of the treemap, in which the treemap comprises a display portion having a size, the size of the display portion indicates a respective physical size of a corresponding portion of the hierarchical electronic circuit design, and the display portion corresponds to a node on a tree structure having nodes and links of the hierarchical electronic circuit design;
and
verifying or designing the hierarchical electronic circuit design based at least in part upon the treemap.

2 more elements

A computer implemented method for displaying coverage information for verification, comprising:

using at least one process that is to perform a process, the process comprising:
generating a treemap to display coverage information for a verification activity for a hierarchical electronic circuit design having a plurality of nodes, wherein generating the treemap to display the coverage information comprises:
generating the treemap based at least in part upon whether the tree map includes a complete hierarchy or a single hierarchical level by using at least a priority that is determined between preservation of an order of the plurality of nodes and improvement of an aspect for at least a part of the treemap, in which the treemap comprises a display portion having a size, the size of the display portion indicates a respective physical size of a corresponding portion of the hierarchical electronic circuit design, and the display portion corresponds to a node on a tree structure having nodes and links of the hierarchical electronic circuit design;
and
verifying or designing the hierarchical electronic circuit design based at least in part upon the treemap.

2 more elements

Dependencies are inferred from the claim text.