Back to results
US 8,525,501 B2Granted
Power factor correction device simultaneously applying two trigger schemes
AssigneeNOVATEK Microelectrics Corp.
InventorsChih-Yuan Hsieh, Hsiang-Yi Chiu
Life of this patent
Estimating the term…
Abstract
A power factor correction device includes a rectifier for converting an AC input voltage into a DC input voltage, an output module for generating and outputting a DC output voltage, an intermediate inductor coupled between the rectifier and the output module, a power switch for controlling an inductor current of the intermediate inductor and generating a source voltage, a reset module for generating a reset instruction according to the DC input voltage, the DC output voltage and the source voltage, an SR flip-flop for outputting a latch result according to a set instruction and the reset instruction, and a set module for generating the set instruction in response to variation of the intermediate inductor or variation of the latch result.
Claims34
A power factor correction device comprising:
- a rectifier, for converting an alternating current (AC) input voltage into a direct current (DC) input voltage;
- an output module, for generating and outputting a DC output voltage;
- an intermediate inductor, coupled between the rectifier and the output module;
- a power switch, comprising a first end coupled between the intermediate inductor and the output module, a second end coupled to a resistor, and a third end, for determining whether the first end is electrically connected to the second end according to signals received by the third end;
- a reset module, comprising a first input end coupled between the rectifier and the intermediate inductor, a second input end coupled to the output module, and a third input end coupled to the second end of the power switch, for generating a reset instruction according to the DC input voltage, the DC output voltage and a voltage of the second end of the power switch;
- a set/reset (SR) flip-flop, comprising a set end, a reset end coupled to the reset module, and an output end coupled to the third end of the power switch, for outputting a latch result from the output end according to signals received by the set end and the reset end;
- and
- a set module, for generating a set instruction sent to the set end of the SR flip-flop according to variation of an inductor current of the intermediate inductor or variation of the latch result;
- wherein the set module comprises:
- a sensing inductor, coupled to a ground end, for sensing variation of the inductor current of the intermediate inductor to generate a first trigger instruction;
- a timer, coupled to the third end of the power switch and the output end of the SR flip-flop, for generating a second trigger instruction according to variation of the latch result;
- and
- a selecting unit, coupled to the sensing inductor, the timer and the set end of the SR flip-flop, for generating the set instruction sent to the set end of the SR flip-flop according to the first trigger instruction or the second trigger instruction.
10 more elements
A power factor correction device comprising:
- a rectifier, for converting an alternating current (AC) input voltage into a direct current (DC) input voltage;
- an output module, for generating and outputting a DC output voltage;
- an intermediate inductor, coupled between the rectifier and the output module;
- a power switch, comprising a first end coupled between the intermediate inductor and the output module, a second end coupled to a resistor, and a third end, for determining whether the first end is electrically connected to the second end according to signals received by the third end;
- a reset module, comprising a first input end coupled between the rectifier and the intermediate inductor, a second input end coupled to the output module, and a third input end coupled to the second end of the power switch, for generating a reset instruction according to the DC input voltage, the DC output voltage and a voltage of the second end of the power switch;
- a set/reset (SR) flip-flop, comprising a set end, a reset end coupled to the reset module, and an output end coupled to the third end of the power switch, for outputting a latch result from the output end according to signals received by the set end and the reset end;
- and
- a set module, for generating a set instruction sent to the set end of the SR flip-flop according to variation of an inductor current of the intermediate inductor or variation of the latch result;
- wherein the reset module comprises:
- a first dividing circuit, coupled to the rectifier and the intermediate inductor, for dividing the DC input voltage to generate a first divided voltage;
- a second dividing circuit, coupled to the output module, for dividing the DC output voltage to generate a second divided voltage;
- an error amplifier, coupled to the second dividing circuit, for comparing the second divided voltage and a reference voltage to generate a comparison result;
- a multiplier, coupled to the first dividing circuit and the error amplifier, for multiplying the comparison result by the first divided voltage to generate a voltage product;
- and
- a comparator, coupled to the power switch, the multiplier and the SR flip-flop, for comparing the voltage product and a voltage of the second end of the power switch to generate the reset instruction.
12 more elements
Dependencies are inferred from the claim text.