Back to results
US 8,508,285 B2Granted
Analog delay lines and adaptive biasing
AssigneeMicron Technology, Inc.
InventorFeng Lin
Life of this patent
Estimating the term…
Abstract
Examples of analog delay lines and analog delay systems, such as DLLs incorporating analog delay lines are described, as are circuits and methods for adaptive biasing. Embodiments of adaptive biasing are described and may generate a bias signal for an analog delay line during start-up. The bias signal may be based in part on the frequency of operation of the analog delay line.
Claims20
An adaptive bias circuit for use with an analog delay line, the adaptive bias circuit comprising:
- an operational amplifier configured to receive a control signal and a feedback signal and further configured to generate a first bias signal based, at least in part on a comparison of the control signal and the feedback signal;
- a first transistor configured to receive the control signal at a gate of the first transistor;
- a second transistor having a gate coupled to a source/drain terminal of the second transistor, and wherein the source/drain of the second transistor is coupled to source/drain of the first transistor, and wherein the second transistor is configured to generate the feedback signal at the gate of the second transistor, wherein the gate of the second transistor is coupled to the operational amplifier to provide the feedback signal to the operational amplifier;
- and
- a control generator coupled to the operational amplifier and configured to generate the control signal, wherein the control generator comprises:
- a variable current source;
- a third transistor having a gate coupled to the variable current source and a first source/drain of the third transistor coupled to a supply voltage;
- and
- a fourth transistor having a gate coupled to the supply voltage, a first source/drain of the fourth transistor coupled to the variable current source and a second source/drain of the fourth transistor coupled to a second source/drain of the third transistor, and wherein the second source/drain of the fourth transistor is configured to generate the control signal.
6 more elements
Bias control circuitry comprising:
- an operational amplifier configured to receive a reference voltage and a control voltage, wherein the operational amplifier is further configured to provide a bias based on a comparison between the reference voltage and the control voltage;
- a variable resistance configured to provide the control voltage, wherein the variable resistance is configured to receive a signal indicative of a frequency of operation of an analog delay line, and wherein the control voltage is based, at least in part, on the frequency of operation.
A method for providing a bias, the method comprising:
- comparing a control signal and a feedback signal to provide the bias based, at least in part, on the control signal and the feedback signal;
- providing the control signal based, at least in part, on a frequency of operation of an analog delay line and a bandgap reference.
An adaptive bias circuit for use with an analog delay line, the adaptive bias circuit comprising:
- an operational amplifier configured to receive a control signal and a feedback signal and further configured to generate a first bias signal based, at least in part on a comparison of the control signal and the feedback signal;
- a first transistor configured to receive the control signal at a gate of the first transistor;
- a second transistor having a gate coupled to a source/drain terminal of the second transistor, and wherein the source/drain of the second transistor is coupled to source/drain of the first transistor, and wherein the second transistor is configured to generate the feedback signal at the gate of the second transistor, wherein the gate of the second transistor is coupled to the operational amplifier to provide the feedback signal to the operational amplifier;
- and
- a buffer configured to receive the first bias signal, wherein the buffer includes:
- a third transistor configured to receive the first bias signal at a gate of the third transistor;
- and
- a fourth and a fifth transistor, wherein a source/drain of the fourth transistor is coupled to a source/drain of the fifth transistor and to a source/drain of the third transistor, and wherein a gate of the fourth transistor and a gate of the fifth transistor are coupled to the source/drain of the fifth transistor, and wherein the gate of the fifth transistor is configured to generate a second bias signal.
5 more elements
Dependencies are inferred from the claim text.