Asymmetrical bus keeper
AssigneeResearch In Motion Limited
InventorJohn Douglas McGinn
Life of this patent
Estimating the term…
Abstract
Various embodiments are described herein for an asymmetrical bus keeper circuit that provides asymmetrical drive towards one logic level. The asymmetrical bus keeper circuit comprises a first inverter stage having an input node and an output node, an asymmetrical inverter stage having an input node and an output node and a feedback stage with an input node and an output node. The input node of the asymmetrical inverter stage is connected to the output node of the first inverter stage. The input node of the feedback stage connected to the output node of the asymmetrical inverter stage and the output node of the feedback stage connected to the input node of the first inverter stage. The asymmetrical stage provides asymmetrical drive towards one logic level.
Claims10
An asymmetrical bus keeper circuit comprising:
- a first inverter stage having an input node and an output node;
- an asymmetrical inverter stage having an input node and an output node;
- the input node of the asymmetrical inverter stage being connected to the output node of the first inverter stage;
- and
- a feedback stage with an input node and an output node, the input node of the feedback stage being connected to the output node of the asymmetrical inverter stage and the output node of the feedback stage being connected to the input node of the first inverter stage,
- wherein the asymmetrical stage provides an asymmetrical drive towards one logic level and wherein the asymmetrical inverter stage comprises a single transistor when implemented using CMOS transistors or a single half of an output totem pole structure when implemented using BJT transistors.
Dependencies are inferred from the claim text.