Resistance change memory and method of manufacturing the same
AssigneeKabushiki Kaisha Toshiba
InventorsTakeshi Sonehara, Nobuaki Yasutake
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsTakeshi Sonehara, Nobuaki Yasutake
Estimating the term…
According to one embodiment, a resistance change memory includes a first interconnect line extending in a first direction, a second interconnect line extending in a second direction intersecting with the first direction, a cell unit which is provided at the intersection of the first interconnect line and the second interconnect line and which includes a memory element and a non-ohmic element that are connected in series. The non-ohmic element has a first semiconductor layer which includes at least one diffusion buffering region and a conductive layer adjacent to the first semiconductor layer. The diffusion buffering region is different in crystal structure from a semiconductor region except for the diffusion buffering region in the first semiconductor layer.
A resistance change memory comprising:
A method of manufacturing a resistance change memory comprising:
Dependencies are inferred from the claim text.