Growth of coincident site lattice matched semiconductor layers and devices on crystalline substrates
AssigneeAlliance for Sustainable Energy, LLC
InventorsAndrew G. Norman, Aaron J. Ptak
Life of this patent
Estimating the term…
Loading patent…
AssigneeAlliance for Sustainable Energy, LLC
InventorsAndrew G. Norman, Aaron J. Ptak
Estimating the term…
Methods of fabricating a semiconductor layer or device and said devices are disclosed. The methods include but are not limited to providing a substrate having a crystalline surface with a known lattice parameter (a). The method further includes growing a crystalline semiconductor layer on the crystalline substrate surface by coincident site lattice matched epitaxy, without any buffer layer between the crystalline semiconductor layer and the crystalline surface of the substrate. The crystalline semiconductor layer will be prepared to have a lattice parameter (a′) that is related to the substrate lattice parameter (a). The lattice parameter (a′) maybe related to the lattice parameter (a) by a scaling factor derived from a geometric relationship between the respective crystal lattices.
A method of fabricating a semiconductor layer comprising:
A method of fabricating a semiconductor device comprising:
An electronic device comprising:
Dependencies are inferred from the claim text.