Information processing apparatus and memory protection method
AssigneeCanon Kabushiki Kaisha
InventorHidenori Kobayashi
Life of this patent
Estimating the term…
Loading patent…
AssigneeCanon Kabushiki Kaisha
InventorHidenori Kobayashi
Estimating the term…
A memory protection method of dividing the address space of a memory into two or more protection regions, and protecting the memory from an unauthorized access to a protection region by a program includes a definition step of defining the relation between protection regions, a determination step of, when the relation between the protection regions is an inclusion relation, determining that an included protection region cannot directly access an including protection region and the including protection region can directly access the included protection region, and a step of, when an access to the protection region determined to be able to be directly accessed is requested, permitting a direct access to the protection region determined to be able to be directly accessed, and prohibiting a direct access to the protection region determined to be unable to be directly accessed.
A memory protection method of dividing an address space of a memory into at least two protection regions, and protecting the memory from an unauthorized access to a protection region by a program, the method comprising:
A memory protection method of dividing an address space of a memory into at least two protection regions, and protecting the memory from an unauthorized access to a protection region by a program, the method comprising:
An information processing apparatus which divides an address space of a memory into at least two protection regions, and protects the memory from an unauthorized access to a protection region by a program, the apparatus comprising:
Dependencies are inferred from the claim text.