Back to results
US 8,478,941 B2Granted
Gather and scatter operations in multi-level memory hierarchy
AssigneeIntel Corporation
InventorsChristopher J. Hughes, Yen-Kuang Chen, Changkyu Kim, Daehyun Kim, Victor W. Lee, Anthony-Trung D. Nguyen, Nadathur Rajagopalan Satish
Life of this patent
Estimating the term…
Abstract
Methods and apparatus relating to gather or scatter operations in a multi-level cache are described. In some embodiments, a logic may determine whether to perform gather or scatter operations at a first memory or a second memory, based in part on a relative performance of performing the gather or scatter operations at the first memory and the second memory. Other embodiments are also described and claimed.
Claims20
A processor comprising:
- a first level of a multiple level cache memory hierarchy including said first level and a second level of cache memory;
- and
- a level controller logic to determine whether to perform gather or scatter operations at the first level or the second level and to cause locality predictions for gather or scatter operations at the first level and at the second level;
- a locality predictor logic, to provide the level controller logic with at least an efficiency prediction of performing the gather or scatter operations at the first level.
1 more element
A method comprising:
- predicting an efficiency of performing gather or scatter operations at a first level of a multiple level memory hierarchy including said first level and a second level of memory;
- and
- determining whether to perform the gather or scatter operations at the first level or the second level, based in part on the first level efficiency prediction.
A system comprising:
- a main system memory to store a gather or scatter instruction;
- and
- a processor to fetch the stored instruction, the processor to access, responsive to the stored instruction, a first level of a multiple level memory hierarchy including said first level and a second level of memory, based on a prediction by a locality predictor logic, wherein the locality predictor logic predicts an efficiency of performing gather or scatter operations at the first level of the multiple level memory hierarchy.
Dependencies are inferred from the claim text.