Packet processing apparatus for realizing wire-speed, and method thereof
AssigneeElectronics and Telecommunications Research Institute
InventorsJin-Ho Hahm, Hae-Won Jung
Life of this patent
Estimating the term…
Loading patent…
AssigneeElectronics and Telecommunications Research Institute
InventorsJin-Ho Hahm, Hae-Won Jung
Estimating the term…
Provided are a packet processing apparatus for realizing a wire-speed, and a method thereof. The packet processing apparatus realizes a wire-speed by making an inputted packet be processed in another packet processing apparatus instead of processing the inputted packet for itself. The packet processing apparatus for realizing a wire-speed by having an inputted packet processed in a packet processor of another packet processing apparatus by making an inputted packet detour a packet processor into a detour path, includes: a packet classifier for classifying and storing the inputted packet in a multi-queue based on a priority; a queue manager for including the multi-queue, determining a detour packet among packets stored in the multi-queue and marking the packet as a detour packet; and a packet scheduler for transmitting the packet designated as the detour packet to the detour path. The apparatus is used for a packet communication system.
A packet processing apparatus comprising:
A packet processing apparatus comprising:
A packet processing method comprising:
A packet processing method comprising:
Dependencies are inferred from the claim text.