Vertical complementary FET
AssigneeWuxi Versine Semiconductor Corp. Ltd.
InventorQin Huang
Life of this patent
Estimating the term…
Abstract
A vertical complementary field effect transistor (FET) relates to the production technology of semiconductor chips and more particularly to the production technology of power integration circuit. A part of the substrate bottom of the invention extends into the middle layer and form the plug between the two MOS units. There is an output terminal under the substrate layer. When on-state voltage is applied on the gate electrode of the two MOS units, two conduction paths are formed from MOS unit-plug-substrate to the output terminal. This technology can integrate more than two MOS devices. Therefore, the die size is reduced.
Claims4
A vertical complementary field effect transistor (FET), which comprises at least two MOS units, characterized in that it further comprises a substrate layer and a middle-layer on top of the substrate layer;
- the two MOS units are on the middle layer and share one electrode;
- another two electrodes serve as input terminal;
- the PN polarity of these three electrodes are of the same and are contrary to the middle layer;
- a part of the said substrate extends into the middle layer and forms a plug connecting to the common electrode;
- there is an output terminal under the substrate layer;
- the PN polarity of the substrate layer is the same as that of the electrode;
- when voltage is applied on both gate electrodes of the two MOS units, two conducting paths are formed from the MOS unit to the plug, substrate layer and the output terminal.
Dependencies are inferred from the claim text.