Reduction of etch microloading for through silicon vias
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHung-Pin Chang, Chen-Hua Yu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHung-Pin Chang, Chen-Hua Yu
Estimating the term…
A method of making a support structure is provided. The method includes depositing a photoresist layer on a substrate of the support structure and patterning the photoresist layer. The method further includes etching the patterned photoresist layer. Etching the patterned photoresist includes forming a first group of through silicon vias (TSVs) configured to electrically connect a first surface of the substrate to a first electrical interface adjacent an opposite second surface of the substrate. Etching the patterned photoresist further includes forming a second group of TSVs configured to conduct thermal energy from the first surface of the substrate to a thermal interface adjacent the second surface of the substrate. A difference in cross-sectional area between TSVs in the first group of TSVs and TSVs in the second group of TSVs is less than 10%, and the first electrical interface is separated from the thermal interface.
A method of making a support structure, the method comprising:
A method of making a support structure, the method comprising:
A method of preparing for a support structure of a light-emitting device (LED) chip, comprising:
Dependencies are inferred from the claim text.