US 8,428,907 B2Granted

Jitter calculating device, jitter calculating method and jitter calculating program

AssigneeRenesas Electronics Corporation

InventorAkihiro Sakamoto

Life of this patent

Estimating the term…

Loading patent…

Abstract

A path of a signal extends from an initial point through first and second cells to an end point. The signal is supplied as a first signal to the first cell and outputted therefrom as a second signal. The signal is supplied as a third signal to the second cell and outputted therefrom as a fourth signal. First delay amounts of the signal in the first cell and a transition time of the second signal are calculated based on a transition time of the first signal and a voltage supplied to the first cell. Second delay amounts of the signal in the second cell and a transition time of the fourth signal are calculated similarly. Here, the transition time of the second signal is set to be a transition time of the third signal. Jitter values in the end point are calculated based on the first and second amounts.

Claims9

Dependent claims

A jitter calculating method performed by a processing device executing software code configured to cause the processing device to perform one or more operations of the method, the method comprising:

obtaining circuit data indicating a circuit from a storage device;
setting a path of a signal, which extends from an initial point through a plurality of cells to an end point, to be an analysis target path based on said circuit data;
calculating power supply voltages respectively supplied to said plurality of cells as supply voltages based on said circuit data;
generating cell delay data by calculating cell delay amounts indicating how long delay times of said signal are in each of said plurality of cells;
and
calculating jitter values in said end point based on said cell delay data,
wherein said plurality of cells include:
an upper stage cell;
and
a lower stage cell connected to a lower stage of said upper stage cell,
said supply voltages include:
a first supply voltage supplied to said upper stage cell;
and
a second supply voltage supplied to said lower stage cell,
said signal is supplied as a first input signal to said upper stage cell,
said signal is outputted as a first output signal from said upper stage cell,
said signal is supplied as a second input signal to said lower stage cell,
said signal is outputted as a second output signal from said lower stage cell, and
said generating said cell delay data includes:
calculating, based on a first input transition time as a transition time of said first input signal and said first supply voltage, first cell delay amounts indicating delay times of said signal in said upper stage cell and a first output transition time as a transition time of said first output signal;
setting said first output transition time to be a second input transition time as a transition time of said second input signal;
and
calculating, based on said second input transition time and said second supply voltage, second cell delay amounts indicating delay times of said signal in said lower stage cell and a second output transition time as a transition time of said second output signal.

20 more elements

A computer-readable recording medium as a non-transitory tangible medium, storing a jitter calculating program for causing a computer to perform a jitter calculating method comprising:

obtaining a circuit data indicating a circuit;
setting a path of a signal, which extends from an initial point through a plurality of cells to an end point, to be an analysis target path based on said circuit data;
calculating power supply voltages respectively supplied to said plurality of cells as supply voltages based on said circuit data;
generating a cell delay data by calculating cell delay amounts indicating how long delay times of said signal are in each of said plurality of cells;
and
calculating jitter values in said end point based on said cell delay data,
wherein said plurality of cells include:
an upper stage cell;
and
a lower stage cell connected to a lower stage of said upper stage cell,
said supply voltages include:
a first supply voltage supplied to said upper stage cell;
and
a second supply voltage supplied to said lower stage cell,
said signal is supplied as a first input signal to said upper stage cell,
said signal is outputted as a first output signal from said upper stage cell,
said signal is supplied as a second input signal to said lower stage cell,
said signal is outputted as a second output signal from said lower stage cell, and
said generating said cell delay data includes:
calculating, based on a first input transition time as a transition time of said first input signal and said first supply voltage, first cell delay amounts indicating delay times of said signal in said upper stage cell and a first output transition time as a transition time of said first output signal;
setting said first output transition time to be a second input transition time as a transition time of said second input signal;
and
calculating, based on said second input transition time and said second supply voltage, second cell delay amounts indicating delay times of said signal in said lower stage cell and a second output transition time as a transition time of said second output signal.

20 more elements

A jitter calculating device comprising:

a circuit data obtaining unit configured to obtain a circuit data indicating a circuit;
a path setting unit configured to set a path of a signal, which extends from ah initial point through a plurality of cells to an end point, to be an analysis target path based on said circuit data;
a supply voltage calculating unit configured to calculate power supply voltages respectively supplied to said plurality of cells as supply voltages based on said circuit data;
a cell delay data generating unit configured to generate a cell delay data by calculating cell delay amounts indicating how long delay times of said signal are in each of said plurality of cells;
and
a jitter data generating unit configured to calculate jitter values in said end point based on said cell delay data,
wherein said plurality of cells include:
an upper stage cell;
and
a lower stage cell connected to a lower stage of said upper stage cell,
said supply voltages include:
a first supply voltage supplied to said upper stage cell;
and
a second supply voltage supplied to said lower stage cell,
said signal is supplied as a first input signal to said upper stage cell,
said signal is outputted as a first output signal from said upper stage cell,
said signal is supplied as a second input signal to said lower stage cell,
said signal is outputted as a second output signal from said lower stage cell, and
said cell delay data generating unit calculates, based on a first input transition time as a transition time of said first input signal and said first supply voltage, first cell delay amounts indicating delay times of said signal in said upper stage cell and a first output transition time as a transition time of said first output signal,
said cell delay data generating unit sets said first output transition time to be a second input transition time as a transition time of said second input signal, and
said cell delay data generating unit calculates, based on said second input transition time and said second supply voltage, second cell delay amounts indicating delay times of said signal in said lower stage cell and a second output transition time as a transition time of said second output signal.

18 more elements

Dependencies are inferred from the claim text.