Back to results
US 8,428,105 B2Granted
Economical, RF transparent, selective code phased array antenna processor
AssigneeRenda Trust
InventorsJames Wang, Menno Marringa
Life of this patent
Estimating the term…
Abstract
A single chip diversity beamforming antenna array processor is disclosed. The processor utilizes low-power and low area circuits to achieve combining gain mitigate the effects of multipath fading, provide spatial suppression, and provide diversity gain to a single input receiver. The device is radiofrequency transparent yet provides antenna gain by selective three G and four G code acquisition and tracking of a desired downlink channel.
Claims17
A solid-state device comprising the following circuits:
- a plurality of adaptive amplifier modulator circuits;
- at least one radiofrequency digitizer circuit;
- a USB engine and microcode power selector interface;
- a PN code selective beamforming engine circuit;
- and a many input single output radio frequency (RF) combiner circuit,
- wherein the PN code selective beamforming engine circuit comprises:
- a plurality of de-spreader circuits, a weight phasor angle circuit, a reference signal circuit, and a weight magnitude normalization circuit, the weight magnitude normalization circuit coupled to the adaptive amplifier modulator circuit, the reference signal circuit coupled to the weight magnitude normalization circuit and further coupled to the weight phasor angle circuit, and the plurality of de-spreader circuits, the weight phasor angle circuit coupled to the reference signal circuit and to the plurality of de-spreader circuits, and each de-spreader circuit further coupled to the at least one radiofrequency digitizer circuit by an amplitude input and a phase input and to the USB engine and microcode power selector interface.
4 more elements
A solid-state device comprising the following circuits:
- a plurality of adaptive amplifier modulator circuits;
- at least one radiofrequency digitizer circuit;
- a modem baseband processor and microcode power selector interface;
- a PN code selective beamforming engine circuit;
- and a many input single output radio frequency (RF) combiner circuit,
- wherein the PN code selective beamforming engine circuit comprises:
- a plurality of de-spreader circuits, a weight phasor angle circuit, a reference signal circuit, and a weight magnitude normalization circuit, the weight magnitude normalization circuit coupled to the adaptive amplifier modulator circuit, the reference signal circuit coupled to the weight magnitude normalization circuit and further coupled to the weight phasor angle circuit, and the plurality of de-spreader circuits, the weight phasor angle circuit coupled to the reference signal circuit and to the plurality of de-spreader circuits, and each de-spreader circuit further coupled to the at least one radiofrequency digitizer circuit by an amplitude input and a phase input and to the USB engine and microcode power selector interface.
4 more elements
Dependencies are inferred from the claim text.