Back to results
US 8,412,885 B2Granted
Searching a shared cache by using search hints and masked ways
AssigneeIntel Corporation
InventorsLiqun Cheng, Zhen Fang, Jeffrey Wilder, Sadagopan Srinivasan, Ravishankar Iyer, Donald Newell
Life of this patent
Estimating the term…
Abstract
In an embodiment of the present invention a method includes: sending request for data to a memory controller; arranging the request for data by order of importance or priority; identifying a source of the request for data; and if the source is an input/output device, masking off P ways in a cache; and allocating ways in filling the cache. Other embodiments are described and claimed.
Claims15
A method comprising:
- sending a request for data to a memory controller of a die from a source of said die;
- arranging, by said memory controller, said request for data by order of importance or priority;
- identifying, in a cache allocation logic of said die, said source of said request for data;
- if said source is an input/output (IO) device, masking off P ways of a set of a cache, where P is a number of ways in said set allocated to compute-engine devices;
- and
- allocating ways in filling said cache.
3 more elements
An apparatus comprising:
- a cache on a die;
- a compute-engine device connected to said cache;
- a first input/output (IO) device connected to said cache;
- an IO interconnect connected to said cache;
- a second IO device connected to said IO interconnect;
- and
- cache allocation logic to control ways in said cache according to a way mask to allocate a first number of ways with said compute-engine device and a second number of ways with said first IO device.
4 more elements
An apparatus comprising:
- a multi-core die including:
- at least one central processing unit (CPU)
- at least one graphics processing unit (GPU);
- a first input/output (IO) device;
- a last level cache (LLC), wherein said at least one CPU and said at least one GPU are coupled to said LLC and said first IO device is coupled to said LLC via an interconnect;
- and
- cache allocation logic to control ways in said LLC according to a way mask to allocate a first number of ways with said at least one CPU and a second number of ways with said first IO device.
4 more elements
Dependencies are inferred from the claim text.