3D optoelectronic packaging

An optoelectronic (OE) package or system for semiconductor fabrication, comprising:

• a silicon layer with a wiring layer, the silicon layer defining at least one optical via for allowing light to pass therethrough;
• an optical coupling layer bonded to the silicon layer, the optical coupling layer including a plurality of microlenses for focusing and or collimating the light through the optical via;
• at least one first OE element coupled to the silicon layer and electrically communicating with the wiring layer, the first OE element positioned in optical alignment with the optical via for receiving the light, the first OE elements being attached beneath the silicon layer and electrically communicating with the wiring, and the first OE elements being positioned in optical alignment with the optical via for receiving the light;
• a second OE element embedded within the wiring layer;
• a spacer electrically connecting the first OE elements to a PCB, the spacer including conductive wiring, the spacer electrically communicating with a plurality of wiring layer interconnect elements for attaching the assembly to the spacer, and the spacer electrically communicating with the wiring layer, the spacer being interposed between a plurality of electrical interconnect elements connected to a circuit board, and the plurality of wiring layer interconnection elements, and the first OE elements being embedded in the spacer for housing the first OE elements;
• and
• a thermal heat spreader positioned above said first OE element and the spacer, and in thermal contact with the first OE elements and the spacer.

A method for assembling or packaging a semiconductor or chip, comprising:

• fabricating a silicon layer with a wiring layer, the silicon layer defining at least one optical via for allowing light to pass therethrough;
• bonding an optical coupling layer to the silicon layer, the optical coupling layer including a plurality of microlenses for focusing and or collimating the light through the optical via;
• coupling first OE elements to the silicon layer and the first OE elements electrically communicating with the wiring layer;
• positioning the first OE element in optical alignment with the optical via for receiving the light;
• attaching the first OE elements beneath the silicon layer and electrically communicating with the wiring, and the first OE elements being positioned in optical alignment with the optical via for receiving the light;
• embedding a second OE element within the wiring layer;
• interposing the spacer between a plurality of electrical interconnect elements connected to a circuit board and the spacer electrically connecting the first OE elements to a PCB, the spacer including conductive wiring, the spacer electrically communicating with a plurality of wiring layer interconnect elements for attaching the assembly to the spacer, and the spacer electrically communicating with the wiring layer, the plurality of wiring layer interconnection elements;
• and
• embedding the first OE elements in the spacer for housing the first OE elements;
• and
• positioning a thermal heat spreader above said first OE elements and the spacer, said thermal heat spreader in thermal contact with the first OE elements and the spacer.