Digital front end in system simultaneously receiving GPS and GLONASS signals
AssigneeQUALCOMM Incorporated
InventorsQinfang Sun, Justin Huang, Wen-Chang Yeh
Life of this patent
Estimating the term…
Abstract
A receiver for receiving both GPS signals and GLONASS signals is provided. This receiver includes an analog front end (AFE), a GPS digital front end (DFE) and a GLONASS DFE for receiving an output of the AFE, and a dual mode interface (DMI) for receiving outputs of the GPS and GLONASS DFEs. Search engines are provided for receiving outputs of the DMI. Notably, certain front-end components of the AFE are configured to process both the GPS signals and the GLONASS signals.
Claims35
A receiver for receiving global positioning system (GPS) signals and global navigation satellite system (GLONASS) signals, the receiver comprising:
- an analog front end (AFE);
- a GPS digital front end (DFE) and a GLONASS DFE for receiving an output signal of the AFE;
- a dual mode interface (DMI) for receiving outputs of the GPS and GLONASS DFEs;
- and
- search engines for receiving outputs of the DMI,
- wherein front-end components of the AFE are configured to process both the GPS signals and the GLONASS signals,
- wherein the GPS DFE includes:
- a low pass filter (LPF) for filtering and decimating the output signal of the AFE;
- and
- a multiplexer for selecting one of the output signal of the AFE and an output signal of the LPF.
A receiver for receiving global positioning system (GPS) signals and global navigation satellite system (GLONASS) signals, the receiver comprising:
- an analog front end (AFE);
- a GPS digital front end (DFE) and a GLONASS DFE for receiving an output of the AFE;
- a dual mode interface (DMI) for receiving outputs of the GPS and GLONASS DFEs;
- and
- search engines for receiving outputs of the DMI,
- wherein front-end components of the AFE are configured to process both the GPS signals and the GLONASS signals,
- wherein the GLONASS DFE includes at least one spur estimation cancellation (SEC) block for cancelling a known spur frequency,
- wherein each SEC block includes a numerically-controlled oscillator (NCO) for generating a phase of a spur based on a sample, the sample being a spur frequency/analog-to-digital converter (ADC) frequency.
Dependencies are inferred from the claim text.