Semiconductor device and method of forming vertically offset bond on trace interconnect structure on leadframe
AssigneeSTATS ChipPAC, Ltd.
InventorsReza A. Pagaila, KiYoun Jang, HunTeak Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTATS ChipPAC, Ltd.
InventorsReza A. Pagaila, KiYoun Jang, HunTeak Lee
Estimating the term…
A semiconductor device has a vertically offset BOT interconnect structure. The vertical offset is achieved with a leadframe having a plurality of lead fingers around a die paddle. A first conductive layer is formed over the lead fingers. A second conductive layer is formed over the lead fingers. Each second conductive layer is positioned adjacent to the first conductive layer and each first conductive layer is positioned adjacent to the second conductive layer. The second conductive layer has a height greater than a height of the first conductive layer. The first and second conductive layers can have a side-by-side arrangement or staggered arrangement. Bumps are formed over the first and second conductive layers. Bond wires are electrically connected to the bumps. A semiconductor die is mounted over the die paddle of the leadframe and electrically connected to the bond wires and BOT interconnect structure.
A method of making a semiconductor device, comprising:
A method of making a semiconductor device, comprising:
A method of making a semiconductor device, comprising:
A method of making a semiconductor device, comprising:
Dependencies are inferred from the claim text.