Methods for implementing variable speed scan testing
AssigneeEigenix
InventorSung Soo Chung
Life of this patent
Estimating the term…
Abstract
In an embodiment of the invention, variable test clock circuitry is provided within an integrated circuit desired to be tested. The variable test clock frequency implements a test clock control register that receives serial test data from a device tester and is configured to serially pass the received test data to scan test chains within the integrated circuit. The test clock control register stores test clock information. The test clock information is provided to a test clock generator where the test clock generator then produces test clock signals at a predetermined frequency. The test clock signal is then provided as a test clock frequency for the scan test chains within the integrated circuit. Methods are also disclosed for operating the variable test clock frequency.
Claims18
A method for performing a scan test for an integrated circuit comprising:
- generating a first set of test vectors configured to operate at a first test clock frequency;
- testing the integrated circuit using the first set of test vectors responsive to the first test clock frequency;
- identifying a first set of outlier cells of the integrated circuit responsive to the testing of the integrated circuit;
- generating a second set of test vectors responsive to the identified outlier cells, wherein the second set of test vectors is configured to operate at a second test clock frequency;
- testing the integrated circuit using the second set of test vectors at the second test clock frequency;
- identifying a second set of outlier cells of the integrated circuit responsive to the testing of the integrated circuit;
- and
- generating a third set of test vectors responsive to the second set of identified outlier cells, wherein the third set of test vectors is configured to operate at a third test clock frequency.
A method for generating test vectors for performing scan tests comprising:
- receiving a first representation of a circuit design;
- choosing a first predetermined test clock frequency from among a set of predetermined frequencies;
- generating a first set of test vectors;
- generating a first set of expected output vectors responsive to the first set of test vectors and further responsive to a first test clock frequency;
- performing a simulation using the first representation of the circuit design and using the first set of test vectors responsive at the first predetermined test clock frequency;
- identifying a first set of outlier cells of the integrated circuit responsive to the simulation of the integrated circuit;
- and
- generating a second set of test vectors responsive to the identified outlier cells, wherein the second set of test vectors is configured to operate at a second predetermined test clock frequency, and wherein the second set of test vectors reduces the number of outlier cells.
Dependencies are inferred from the claim text.