Path comparison unit for determining paths in a trellis that compete with a survivor path
AssigneeAgere Systems Inc.
InventorsKelly Knudson Fitzpatrick, Erich Franz Haratsch
Life of this patent
Estimating the term…
Abstract
A path comparison unit is disclosed for determining paths in a trellis that compete with a survivor path. The disclosed path comparison unit comprises a first type functional unit comprising a multiplexer and a register to store one or more survivor bits associated with the survivor path; and at least two second type functional units, wherein each second type functional unit comprises a multiplexer and a logical circuit to compute at least one equivalence bit indicating whether the bit for a respective path and the bit for the survivor path are equivalent. Generally, the respective path is one or more of a win-lose path and a lose-win path.
Claims29
A path comparison unit that determines a plurality of paths in a trellis that compete with a survivor path in said trellis, comprising:
- a first type functional unit comprising a multiplexer and a register to store one or more survivor bits associated with said survivor path;
- and
- at least two second type functional units, wherein each second type functional unit comprises a multiplexer and a logical circuit to compute at least one equivalence bit indicating whether the bit for a respective path and the bit for said survivor path are equivalent.
A circuit, comprising:
- a first type functional unit comprising a multiplexer and a register:
- and
- at least two second type functional units, wherein each second type functional unit comprises a multiplexer and a logical circuit, wherein (i) said first type functional unit and said at least two second type functional units operate in parallel, (ii) said multiplexers in said first type functional unit and said at least two second type functional units each process a same set of input signals, (iii) a first logical circuit in a first of said at least two second type functional units processes an output from a First multiplexer in said first of said at least two second type functional units and an output from said multiplexer in said first type functional unit:
- and (iv) a second logical circuit in a second of said at least two second type functional units processes an output from a second multiplexer in said second of said at least two second type functional units and an output from said multiplexer in said first type functional unit.
Dependencies are inferred from the claim text.