Loading patent…
AssigneeInternational Business Machines Corporation
InventorsFrank J. Musante, William E. Dougherty, Nathaniel D. Hieter, Alexander J. Suess
Estimating the term…
A method of performing a static timing analysis based on slack values to verify and optimize a logic design includes: selecting one or more circuits within the logic design having at least two inputs taking on a known value; identifying a critical input that controls an output arrival time of the selected circuit from among the inputs that take on the known value; determining one or more non-critical input of the circuit a required arrival time based on the difference between the arrival times of the critical and non-critical inputs; and computing the slack at a critical input based on the difference between the AT of the critical and non-critical inputs. The design optimization based on the slack defined by arrival time differences preferably uses a reverse merge margin design metric. The metric determines the exact required amount of improvement in the input arrival time of non-critical signals of a clock shaping circuit.
A method for performing a static timing analysis based on slack values to verify and optimize a logic design, comprising:
A system for performing a static timing analysis based on slack values to verify and optimize a logic design, comprising:
A computer program product for performing a static timing analysis based on slack values to verify and optimize a logic design, comprising:
Dependencies are inferred from the claim text.