Data cache block zero implementation
AssigneeApple Inc.
InventorsRamesh Gunna, Sudarshan Kadambi, Peter J. Bannon
Life of this patent
Estimating the term…
Loading patent…
AssigneeApple Inc.
InventorsRamesh Gunna, Sudarshan Kadambi, Peter J. Bannon
Estimating the term…
In one embodiment, a processor comprises a core configured to execute a data cache block write instruction and an interface unit coupled to the core and to an interconnect on which the processor is configured to communicate. The core is configured to transmit a request to the interface unit in response to the data cache block write instruction. If the request is speculative, the interface unit is configured to issue a first transaction on the interconnect. On the other hand, if the request is non-speculative, the interface unit is configured to issue a second transaction on the interconnect. The second transaction is different from the first transaction. For example, the second transaction may be an invalidate transaction and the first transaction may be a probe transaction. In some embodiments, the processor may be in a system including the interconnect and one or more caching agents.
A processor comprising:
A system comprising:
A method comprising:
A method comprising:
Dependencies are inferred from the claim text.