Back to results
US 8,301,098 B2Granted
System and transceiver clocking to minimize required number of reference sources in multi-function cellular applications including GPS
AssigneeMarvell World Trade Ltd.
InventorsGregory Uehara, Alexander Zaslavsky, Brian Brunn
Life of this patent
Estimating the term…
Abstract
A system comprises a first clock module configured to generate a first clock reference that is not corrected using automatic frequency correction (AFC). A global position system (GPS) module is configured to receive the first clock reference. An integrated circuit for a cellular transceiver includes a system phase lock loop configured to receive the first clock reference, to perform AFC, and to generate a second clock reference that is AFC corrected.
Claims20
A system comprising:
- a first clock module configured to generate a first clock reference that is not corrected using automatic frequency correction (AFC);
- a global positioning system (GPS) module configured to operate in response to the first clock reference;
- an integrated circuit for a cellular transceiver, wherein the integrated circuit comprises a system phase lock loop (PLL) configured to (i) operate in response to the first clock reference and (ii) generate a second clock reference by performing AFC on the first clock reference in response to an AFC signal;
- a selection module configured to output a selected reference based alternatively on the first clock reference and the second clock reference;
- and
- a baseband module configured to (i) receive the selected reference and (ii) generate the AFC signal.
3 more elements
A method comprising:
- generating a first clock reference that is not corrected using automatic frequency correction (AFC);
- receiving the first clock reference at a global positioning system (GPS) module;
- operating the GPS module in response to the first clock reference;
- receiving the first clock reference at an integrated circuit for a cellular transceiver;
- generating a second clock reference by performing AFC on the first clock reference using a phase lock loop (PLL) of the integrated circuit in response to an AFC signal;
- alternatively selecting one of the first clock reference and the second clock reference as a selected reference;
- providing the selected reference to a baseband module;
- and
- generating the AFC signal using the baseband module.
6 more elements
Dependencies are inferred from the claim text.