Loading patent…
OwnerMois P. Navon, Yossi Kreinin +2inventors
InventorsMois P. Navon, Yossi Kreinin, Emmanuel Sixou, Roman Sajman
Estimating the term…
An electronic device including an array of addressable registers storing data. An input register connected to the array stores an input command parameter (e.g an opcode of a command) and its associated operands in one or more input registers connected to the addressable register array. A single instance of a command accesses the at least one register of the array. Based on the input command parameter, the command for all of the address operands: reads a datum of the data previously stored in at least one register, updates the datum thereby producing an updated datum, and writes the updated datum into at least one register. The command has multiple address operands referencing the one or more registers and supports two or more of the address operands being identical. The device includes logic circuitry which provides a logical output signal to the processing circuitry indicating which, if any, of the address operands are identical. The processing circuitry based on the logical output, processes first any identical address operands prior to writing the updated datum into the at least one register so that a new instance of the command begins processing by the processing circuitry on a consecutive clock pulse and the command throughput is one command per clock pulse.
An electronic device implemented on a semiconductor chip, the electronic device, comprising:
An electronic device implemented on a semiconductor chip, the electronic device, comprising:
An electronic device implemented on a semiconductor chip, the electronic device comprising:
Dependencies are inferred from the claim text.