Manufacturing method of semiconductor device and semiconductor device
AssigneeRenesas Electronics Corporation
InventorsShoetsu Kogawa, Satoru Nakayama, Seigo Kamata, Shigemitsu Seito
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Electronics Corporation
InventorsShoetsu Kogawa, Satoru Nakayama, Seigo Kamata, Shigemitsu Seito
Estimating the term…
A method to prevent contamination of the principal surface side in a process of grinding the back surface side of a semiconductor wafer. At an intersection of a scribe region of a semiconductor wafer whose back surface side is to be ground, a plurality of insulating layers is laminated over the principal surface in the same manner as an insulating layer constituting a wiring layer laminated over a device region. Moreover, in the same layer as an uppermost wiring disposed at the uppermost layer among a plurality of the wiring layers formed for a device region, a metal pattern is formed. Furthermore, a second insulating layer covering the uppermost wiring is also formed over the metal pattern so as to cover the same.
A semiconductor device comprising:
Dependencies are inferred from the claim text.