Manufacturing method of semiconductor device with increased drain breakdown voltage
AssigneeFujitsu Semiconductor Limited
InventorHiromichi Ichikawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Semiconductor Limited
InventorHiromichi Ichikawa
Estimating the term…
A method of manufacturing a semiconductor device, includes forming a gate insulating film and a gate electrode on a semiconductor substrate of a first conductivity type; forming a first drain region by implanting at a first predetermined dosage a first impurity of a second conductivity type corresponding to an opposite conductivity type with respect to the first conductivity type at a region of the semiconductor substrate in the vicinity of an end portion of the gate electrode; forming a second drain region substantially within the first drain region by implanting a second impurity of the second conductivity type at a second dosage that is greater than the first dosage; and forming a drain contact region within the second drain region by implanting a third impurity of the second conductivity type at a third dosage that is greater than the second dosage.
A method of manufacturing a semiconductor device, the method comprising:
A method of manufacturing a semiconductor device, comprising:
Dependencies are inferred from the claim text.