Back to results
US 8,286,025 B1Granted
Selection of port adapters for clock crossing boundaries
AssigneeAltera Corporation
InventorsJeffrey Orion Pritchard, Paul Norbert Scheidt, Timothy P. Allen
Life of this patent
Estimating the term…
Abstract
Methods and apparatus are provided for allowing efficient clock domain crossing management in programmable chip systems. Components associated with different clock domains can be analyzed. Clock domain crossing components are automatically selected from a library of clock domain crossing components to allow connection between disparate clock domains. Clock domain crossing components can be shared, chained, and intelligently selected for increased efficiency.
Claims20
A method comprising:
- identifying a clock crossing boundary between a master component port of first port type operating in a first clock domain and a slave component port of a second port type operating in a second clock domain;
- and
- selecting a chain of adapters to couple the first port type to the second port type upon determining that an adapter from a port adapter library is not available to couple the first port type to the second port type, wherein the chain of adapters is selected by using a processor to evaluate a plurality of costs associated with each adapter of a plurality of adapters from the port adapter library.
A system comprising:
- persistent storage operable to maintain a port adapter library;
- and
- a processor operable to identify a clock crossing boundary between a master component port of a first port type operating in a first clock domain and a slave component port of a second port type operating in a second clock domain, wherein the processor is further operable to select a chain of adapters to couple the first port type to the second port type upon determining that no adapter is available to couple the first port type to the second port type, wherein the chain of adapters is selected by evaluating a plurality of costs associated with each adapter of a plurality of adapters from the port adapter library.
A computer readable medium comprising:
- computer code for identifying a clock crossing boundary between a master component port of a first port type operating in a first clock domain and a slave component port of a second port type operating in a second clock domain;
- and
- computer code for selecting a chain of adapters to couple the first port type to the second port type upon determining that an adapter from a port adapter library is not available to couple the first port type to the second port type, wherein the chain of adapters is selected by using a processor to evaluate a plurality of costs associated with a plurality of adapters from the port adapter library.
Dependencies are inferred from the claim text.