Back to results
US 8,284,880 B2Granted
Clock data recovery circuit and method for operating the same
AssigneeHynix Semiconductor Inc.
InventorsKyung-Hoon Kim, Jong-Ho Kang, Yong-Ki Kim, Dae-Han Kwon, Sang-Yeon Byeon
Life of this patent
Estimating the term…
Abstract
A clock data recovery (CDR) circuit occupies a small area required in a high-integration semiconductor device, electronic device and system and is easy in design modification. The CDR circuit includes a digital filter configured to filter phase comparison result signals received during predetermined periods and output control signals, a driver configured to control the digital filter by adjusting the predetermined periods, and an input/output circuit configured to recognize an input and output of data and clock in response to the control signals.
Claims18
A semiconductor memory device, comprising:
- a storage configured to store data;
- a phase comparator configured to compare a phase of a e reference clock with a phase of an internal clock to output phase comparison result signals;
- a digital filter configured to filter the phase comparison result signals received during predetermined periods to output control signals;
- a driver configured to control the digital filter by adjusting the predetermined periods, determining the predetermined periods and outputting an enable signal;
- and
- an interface configured to transfer data and signals corresponding to an external command to the storage in response to the control signals,
- wherein the digital filter is enabled in response to the enable signal from the driver,
- wherein the digital filter is configured to output a lagging state signal when a state that the reference clock lags behind the internal clock occurs during the predetermined periods, and output a leading state signal when the state that the reference clock leads the internal clock occurs during the predetermined periods
- wherein the digital filter includes:
- a lagging digital unit filter configured to output the lagging state signal in response to the enable signal outputted from the driver;
- and
- a leading digital unit filter configured to output the leading state signal in response to the enable signal outputted from the driver,
- wherein the lagging digital unit filter includes:
- a lagging pulse generating unit configured to receive the phase comparison result signals to generate lagging pulses;
- a lagging latching unit configured to latch the lagging pulses in response to the enable signal;
- and
- a lagging state holding unit configured to output an output value of the lagging latching unit as the lagging state signal in response to the reference clock.
14 more elements
A clock data recovery, circuit, comprising:
- a digital filter configured to filter phase comparison result signals received during predetermined periods and output control signals;
- a driver configured to control the digital filter by adjusting the predetermined periods, determining the predetermined periods and outputting an enable signal;
- and
- an input and output circuit configured to selectively delay, advance or hold a clock data recovery operation,
- wherein the digital filter is enabled in response to the enable signal from the driver, wherein the digital filter is configured to output a lagging state signal when a state that a reference clock lags behind an internal clock occurs during the predetermined periods, and output a leading state signal when the state that the reference clock leads the internal clock occurs during the predetermined periods,
- wherein the digital filter includes:
- a lagging digital unit filter configured to output the lagging state signal in response to the enable signal outputted from the driver;
- and
- a leading digital unit filter configured to output the leading state signal in response to the enable signal outputted from the driver,
- wherein the lagging digital unit filter includes:
- a lagging pulse generating unit configured to receive the phase comparison result signals to generate lagging pulses;
- a lagging latching unit configured to latch the lagging pulses in response to the enable signal;
- and
- a lagging state holding unit configured to output an output value of the lagging latching unit as the lagging state signal in response to the reference clock.
11 more elements
A digital filtering circuit, comprising:
- a digital filter configured to filter input signals during predetermined periods by using a latch and output control signals;
- and
- a driver configured to determine the predetermined periods and receive a clock for controlling the latch of the digital filter to output an enable signal in a pulse form,
- wherein the driver determines the predetermined periods and outputs the enable signal, wherein the digital filter is enabled in response to the enable signal from the driver, wherein the digital filter is configured to output a lagging state signal when a state that a reference clock lags behind an internal clock occurs during the predetermined periods, and output a leading state signal when the state that the reference clock leads the internal clock occurs during the predetermined periods
- wherein the digital filter includes:
- a lagging digital unit filter configured to output the lagging state signal in response to the enable signal outputted from the driver;
- and
- a leading digital unit filter configured to output the leading state signal in response to the enable signal outputted from the driver,
- wherein the lagging digital unit filter includes:
- a lagging pulse generating unit configured to receive the phase comparison result signals to generate lagging pulses;
- a lagging latching unit configured to latch the lagging pulses in response to the enable signal;
- and
- a lagging state holding unit configured to output an output value of the lagging latching unit as the lagging state signal in response to the reference clock.
10 more elements
A semiconductor memory device, comprising:
- a phase comparator configured to compare a phase of a reference clock with a phase of an internal clock to output phase comparison result signals;
- a driver configured to control the digital filter by adjusting the predetermined periods and determine the predetermined periods and outputs an enable signal
- a digital filter configured to filter the phase comparison result signals received during predetermined periods to output control signals and be enabled in response to the enable signal from the driver;
- wherein the digital filter includes:
- a lagging pulse generating unit configured to receive a phase comparison result signals to generate lagging pulses;
- a lagging latching unit configured to latch the lagging pulses in response to the enable signal;
- a lagging state holding unit configured to output a lagging state signal in response to the reference clock;
- a leading pulse generating unit configured to receive the phase comparison result signals to generate leading pulses;
- a leading latching unit configured to latch the leading pulses in response to the enable signal;
- and
- a leading state holding unit configured to output a leading state signal in response to the reference clock.
8 more elements
Dependencies are inferred from the claim text.