Low latency programmable encoder with outer systematic code and low-density parity-check code
AssigneeMarvell International Ltd.
InventorsKiran Gunnam, Farshid Rafiee Rad
Life of this patent
Estimating the term…
Abstract
Low-latency programmable encoders, and more particularly, low-latency programmable encoders which use low-density parity check (LDPC) codes in combination with an outer systematic code. The LDPC encoder is programmable for any irregular circulant-based LDPC code. The code profile, block length, number of block rows, and number of block columns can vary. The LDPC encoding and the outer systematic code encoding can proceed in a parallel manner (e.g., simultaneously) instead of in a serial manner.
Claims20
A method of generating a codeword based on a low-density parity check (LDPC) code, the method comprising:
- receiving a message vector;
- computing, using an outer code encoder, an outer code parity segment of the codeword based on the message vector;
- simultaneously computing, using an LDPC encoder, at least a part of an LDPC parity segment of the codeword based on the message vector, and at least a part of the outer code parity segment;
- and
- generating the codeword based on the message vector, the outer code parity segment, and the part of the LDPC parity segment.
A system for generating a codeword based on a low-density parity check (LDPC) code, the system comprising processing circuitry operative to:
- receive a message vector;
- compute an outer code parity segment of the codeword based on the message vector;
- simultaneously compute at least a part of an LDPC parity segment of the codeword based on the message vector, and at least a part of the outer code parity segment;
- and
- generate the codeword based on the message vector, the outer code parity segment, and the part of the LDPC parity segment.
Dependencies are inferred from the claim text.