Method for planar implementation of π/8 gate in chiral topological superconductors
AssigneeMicrosoft Corporation
InventorsParsa Bonderson, Michael Freedman, Chetan Nayak, Kevin Walker, Lukasz Fidkowski
Life of this patent
Estimating the term…
Abstract
Disclosed herein is a topologically protected π/8-gate which becomes universal when combined with the gates available through quasi-particle braiding and planar quasi-particle interferometry. A twisted interferometer, and a planar π/8-gate in CTS, implemented with the help of the twisted interferometer, are disclosed. Embodiments are described in the context of state X (CTS) supported by an ISH, although the concept of a twisted-interferometer is more general and has relevance to all anionic, i.e. quasiparticle systems.
Claims20
A twisted interferometer, comprising:
- a source, a first drain, and a second drain;
- a first tunneling path between a first vacuum and a second vacuum;
- a second tunneling path between the first vacuum and a third vacuum;
- and
- a third tunneling path between the second vacuum and the third vacuum,
- wherein a voltage bias is maintained between the source and the drains such that a current flows around edges of the vacuums.
A planar π/8-gate in a chiral topological superconductor, comprising a low mobility electronic structure comprising a spin-orbit coupled semiconductor, an ordinary superconductor, a ferro-magnetic insulator or a ferri-magnetic insulator.
A topologically protected method for implementing a π/8-gate in a chiral-topological-superconductor (CTS), Ising-sandwich-heterostructure (ISH) device, the method comprising:
- implementing universal quantum computation in a topologically protected, fault-tolerant manner within the CTS-ISH device.
Dependencies are inferred from the claim text.