Electronic logic circuit with physically unclonable function characteristics
AssigneeThe United States of America as represented by the Secretary of the Navy
InventorJoseph P. Garcia
Life of this patent
Estimating the term…
Abstract
A physically unclonable function (PUF) device, with corresponding method, is provided for characterizing an integrated circuit. The PUF device includes a digital clock manager (DCM), a Butterfly circuit incorporated within the integrated circuit, and a shift register. The DCM receives a clock input signal (CLK) and imposes a temporal offset to produce a phase-shift signal (PS). The Butterfly circuit receives a first excite signal as said CLK and a second excite signal as said PS. In response, the Butterfly circuit produces an output that shifts state in response to a non-concurrent change in the CLK and PS. The shift register increments a shift count in response to the output.
Claims6
A physically unclonable function (PUF) device for characterizing an integrated circuit, said device comprising:
- a digital clock manager (DCM) that receives a clock input signal (CLK) and imposes a temporal offset to produce a phase-shift signal (PS);
- a Butterfly circuit incorporated within the integrated circuit, said Butterfly circuit receiving a first excite signal as said CLK and a second excite signal as said PS to produce an output that shifts state in response to a non-concurrent change in said CLK and PS;
- and
- a shift register to increment a shift count for said output.
A physically unclonable function (PUF) method for characterizing an integrated circuit, said method comprising:
- submitting a clock signal (CLK) to a digital clock manager (DCM) and to a first excite input of a Butterfly circuit incorporated within the integrated circuit;
- imposing a temporal offset by said DCM to produce a phase-shift signal (PS);
- forwarding said PS to a second excite input of said Butterfly circuit;
- registering an output of said Butterfly circuit that shifts state in response to a non-concurrent change in said CLK and PS;
- and
- incrementing a shift register in response to said output as a shift count.
Dependencies are inferred from the claim text.