High frequency interconnect pad structure
AssigneeFreescale Semiconductor, Inc.
InventorsMichael A. Stockinger, Kevin J. Hess, James W. Miller
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsMichael A. Stockinger, Kevin J. Hess, James W. Miller
Estimating the term…
An integrated circuit includes a high speed circuit, an interconnect pad, a passivation layer under the interconnect pad, a first patterned metal layer, and a first via. The high speed circuit is for a high speed signal at a terminal of the high speed circuit. The interconnect pad is on a top surface of the integrated circuit structure. The first patterned metal layer is under the passivation layer having a first portion and a second portion. The first portion of the first patterned metal layer is connected to the terminal of the high speed circuit. The second portion of the first patterned metal layer is under the interconnect pad and is electrically floating when the high frequency signal is present on the interconnect pad portion. The result is reduced capacitive loading on the high speed signal which improves performance.
An integrated circuit structure comprising:
Dependencies are inferred from the claim text.