Semiconductor layout modification method based on design rule and user constraints
AssigneeSagantec Israel Ltd
InventorsFarid El Yahyaoui, Jozefus Godefridus Gerardus Van Gisbergen
Life of this patent
Estimating the term…
Loading patent…
AssigneeSagantec Israel Ltd
InventorsFarid El Yahyaoui, Jozefus Godefridus Gerardus Van Gisbergen
Estimating the term…
A method of modification of a semiconductor layout is provided. The layout comprises objects of semiconductor material with corners and edges. The method comprises a step of receiving (61) a set of proximities, triggers and design rules, the proximities indicating relations between neighboring edges and/or corners, the triggers defining boundaries for the modification within which boundaries the proximities are valid, the design rules describing physical requirements for the semiconductor layout. The method further comprises a step of generating (62) a set of constraints, based on the received proximities, triggers and design rules, each constraint in the set of constraints defining a limit within which the semiconductor layout may be modified without changing the proximities. Then the set of constraints to obtain a modified semiconductor layout is solved (63).
A method of modifying a semiconductor layout, the layout comprising objects of semiconductor material with corners and edges, the method comprising steps of:
A system for modifying a semiconductor layout, the layout comprising objects of semiconductor material with corners and edges, the system comprising:
Dependencies are inferred from the claim text.