Method for operating a register stage of a dual function data register
AssigneeSidense Corp.
InventorWlodek Kurjanowicz
Life of this patent
Estimating the term…
Abstract
A method for operating a register stage of a dual function data register. A data register having master and slave latching circuits is used for concurrently storing two different words of data. Data is shifted into the master latching circuit in response to a first clock signal, and data stored in the master latching circuit is shifted into the slave latching circuit in response to a second clock signal. The first and second clocks are generated from a source clock in response to a control signal, which can be asserted at different times to initiate shifting operations from either the master latching circuit or the slave latching circuit. In otherwords, shifting operations can be initiated either on a rising edge of the source clock, or on a falling edge of the source clock.
Claims10
A method for operating a register stage having a first latch and a second latch arranged in a master-slave flip-flop configuration for storing a first bit of data and a second bit of data respectively, comprising:
- a) decoupling the first latch from a serial input terminal and decoupling the second latch from the first latch at the same time while a source clock signal oscillates;
- and,
- b) initiating a shifting operation on either a high logic level of the source clock or a low logic level of the source clock for shifting one of the first bit of data and the second bit of data.
Dependencies are inferred from the claim text.