Method of sampling phase calibration and device thereof
AssigneeSunplus Technology Co., Ltd.
InventorsChian-Wen Chen, Wei-Lung Lu, Jui-Yao Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeSunplus Technology Co., Ltd.
InventorsChian-Wen Chen, Wei-Lung Lu, Jui-Yao Lee
Estimating the term…
A method of sampling phase calibration and a device thereof is suitable for an analog-to-digital converter and phase lock loop (ADC-PLL). The ADC-PLL conducts sampling on a periodic analog signal according to a sampling phase so as to produce a plurality of digital signals. The sampling phase calibration device includes a storage unit, a motion-detecting unit and a control unit. The motion-detecting unit is to calculate the number of motion data corresponding to a sampling phase. The control unit is coupled to the motion-detecting unit for changing the sampling phase so as to obtain the number of motion data corresponding to each sampling phase and selecting the sampling phase corresponding to the minimum number of motion data as an optimal sampling phase. The ADC-PLL can correctly sample an analog signal by using the optimal sampling phase and reduce the influence of clock jitter to the minimum.
A method of sampling phase calibration, suitable for an analog-to-digital converter and phase lock loop, the method comprising:
A sampling phase calibration device, coupled to an analog-to-digital converter and phase lock loop, wherein the analog-to-digital converter and phase lock loop conducts sampling on an analog signal periodically input according to the sampling phase so as to produce a plurality of digital signals, and each digital signal includes a plurality of pixel data;
Dependencies are inferred from the claim text.