Loading patent…
AssigneeInternational Business Machines Corporation
InventorsMichael R. Ouellette, Faraydon Pakbaz, Jack R. Smith, Sebastian T. Ventrone
Estimating the term…
Disclosed are embodiments of an asynchronous pipeline circuit. In each stage of the circuit, a variable delay line is incorporated into the request signal path. A tap encoder monitors data entering the stage to detect any state changes occurring in specific data bits. Based on the results of this monitoring (i.e., based on which of the specific data bits, if any, exhibit state changes), the tap encoder enables a specific tap in the variable delay line and, thereby, automatically adjusts the delay of a request signal transmitted along the request signal path. Using a variable request signal delay allows data from a transmitting stage to be captured by a receiving stage prior to the expiration of the maximum possible processing time associated with the transmitting stage, thereby minimizing overall processing time. Also disclosed are embodiments of methods for asynchronous pipeline processing with variable request signal delay and for incorporating variable request signal delay into an asynchronous pipeline circuit design.
An asynchronous pipeline circuit with variable request signal delay, said circuit comprising:
A method for asynchronous pipeline processing with variable request signal delay, said method comprising:
A method for incorporating variable request signal delay into an asynchronous pipeline circuit design, said method comprising:
Dependencies are inferred from the claim text.