Back to results
US 8,174,119 B2Granted
Semiconductor package with embedded die
AssigneeSTATS ChipPAC, Ltd.
InventorRajendra D. Pendse
Life of this patent
Estimating the term…
Abstract
A semiconductor package having an embedded die and solid vertical interconnections, such as stud bump interconnections, for increased integration in the direction of the z-axis (i.e., in a direction normal to the circuit side of the die). The semiconductor package can include a die mounted in a face-up configuration (similar to a wire bond package) or in a face-down or flip chip configuration.
Claims25
A semiconductor package, comprising:
- a substrate;
- an adhesive layer formed over a first surface of the substrate;
- a semiconductor die having a back surface mounted to the adhesive layer over the first surface of the substrate;
- a plurality of conductive pads formed over the first surface of the substrate around a periphery of the semiconductor die;
- a plurality of first stud bumps formed over the conductive pads over the first surface of the substrate, the first stud bumps having a rounded base portion and a stem portion extending from the rounded base portion, the rounded base portion having a width greater than a width of the conductive pads, the stem portion being aligned with the conductive pads and having a width smaller than the width of the rounded base portion;
- a plurality of second stud bumps formed over a circuit surface of the semiconductor die, the second stud bumps having a rounded base portion and a stem portion extending from the rounded base portion, the stem portion having a width smaller than a width of the rounded base portion;
- an encapsulant deposited over the substrate, semiconductor die, first stud bumps, and second stud bumps;
- and
- a first patterned conductive layer formed over the encapsulant and electrically connected to the stem portion of the first stud bumps and the stem portion of the second stud bumps, the first patterned conductive layer including conductive traces, wherein a diameter of the stem portion of the first bumps is less than a width of a conductive trace, and wherein each one of the first stud bumps is connected to a corresponding second stud bump by one of the conductive traces.
6 more elements
A semiconductor package, comprising:
- a substrate;
- a semiconductor die having a first surface mounted to a first surface of the substrate;
- a plurality of conductive pads formed over the first surface of the substrate around a periphery of the semiconductor die;
- a first stud bump formed over the conductive pad over the first surface of the substrate, the first stud bump having an enlarged base portion and stem portion extending from the enlarged base portion, the enlarged base portion having a width greater than the conductive pad, the stem portion being aligned with the conductive pad and having a width smaller than the width of the enlarged base portion;
- a second stud bump formed over a second surface of the semiconductor die, the second stud bump having an enlarged base portion and a stem portion extending from the enlarged base portion, the stem portion having a width smaller than a width of the enlarged base portion;
- an encapsulant deposited over the substrate, semiconductor die, first stud bump, and second stud bump;
- and
- a first patterned conductive layer formed over the encapsulant and electrically connected to the stem portion of the first stud bump and the stem portion of the second stud bump, the first patterned conductive layer including a conductive trace, wherein a diameter of the stem portion of the second bump is less than a width of the conductive trace.
5 more elements
A semiconductor package, comprising:
- a substrate;
- a semiconductor die having a first surface mounted to the substrate;
- a conductive pad formed over a first surface of the substrate;
- a first stud bump formed over the conductive pad over the first surface of the substrate, the first stud bump having an enlarged base portion and a stem portion extending from the enlarged base portion and aligned with the conductive pad, wherein the enlarged base portion has a width greater than the conductive pad;
- a second stud bump formed over a second surface of the semiconductor die, the second stud bump having an enlarged base portion and stem portion extending from the enlarged base portion;
- an encapsulant deposited over the substrate, semiconductor die, first stud bump, and second stud bump;
- and
- a first patterned conductive layer formed over the encapsulant and including a conductive trace electrically connecting the first stud bump to the second stud bump.
5 more elements
A semiconductor package, comprising:
- a substrate;
- a semiconductor die having a first surface mounted to the substrate;
- a conductive pad formed over a first surface of the substrate;
- a first stud bump formed over the conductive pad over the first surface of the substrate, the first stud bump having an enlarged base portion and a stem portion extending from the enlarged base portion and aligned with the conductive pad, wherein the enlarged base portion has a width greater than the conductive pad;
- and
- an encapsulant deposited over the substrate, semiconductor die, and first stud bump.
3 more elements
Dependencies are inferred from the claim text.