Non-volatile semiconductor memory device with power saving feature
AssigneeMosaid Technologies Incorporated
InventorHakJune Oh
Life of this patent
Estimating the term…
Loading patent…
AssigneeMosaid Technologies Incorporated
InventorHakJune Oh
Estimating the term…
A non-volatile semiconductor memory device, which comprises (i) an interface having an input for receiving an input clock and a set of data lines for receiving commands issued by a controller including an erase command; (ii) a module having circuit components in a feedback loop configuration and being driven by a reference clock; (iii) a clock control circuit capable of controllably switching between a first state in which the reference clock tracks the input clock and a second state in which the reference clock is decoupled from the input clock; and (iv) a command processing unit configured to recognize the commands and to cause the clock control circuit to switch from the first state to the second state in response to recognizing the erase command. The module consumes less power when the reference clock is decoupled from the input clock than when the reference clock tracks the input clock.
A non-volatile semiconductor memory device, comprising:
A non-volatile semiconductor memory device, comprising:
A method implemented by a non-volatile semiconductor memory device that is provided with an input clock signal and that comprises a module with circuit components in a feedback loop configuration, the circuit components being driven by a reference clock signal, comprising:
A system, comprising:
A computer-readable storage medium comprising computer-readable instructions which, when processed, are used to provide a non-volatile semiconductor memory device with functionality for:
Dependencies are inferred from the claim text.