Plasma display and driving method thereof
AssigneeSamsung SDI Co., Ltd.
InventorJin-Won Nam
Life of this patent
Estimating the term…
Abstract
In a plasma display, an address buffer board converts subfield data, transmitted by a differential method, into a driving voltage using a control signal transmitted by a Transistor-Transistor Logic (TTL) method and a clock signal, transmitted by a differential method, and supplies the driving voltage to an address electrode. The signal transmitted by the TTL method passes through a buffer, and the buffer has a delay value that varies depending on temperature. A controller delays a clock signal corresponding to delay value of the buffer, and generates a control signal from the delayed clock signal. In addition, the controller converts the generated control signal into a control signal of the TTL method and outputs the converted control signal to the address buffer board.
Claims13
A plasma display comprising:
- an address electrode;
- an address driving circuit connected to the address electrode;
- a buffer connected to the address driving circuit and having a delay value corresponding to a temperature of the plasma display;
- and
- a controller outputting a second clock signal in which a first clock signal is delayed for a predetermined time, generating a control signal using the second clock signal, outputting the control signal to the address driving circuit through the buffer, and outputting a subfield data corresponding to a video data input during a frame and the first clock signal to the address driving circuit,
- wherein the address driving circuit applies a driving voltage corresponding to the subfield data using the first clock signal and the control signal to the address electrode.
A method of driving a plasma display having a driving integrated circuit connected to a plurality of electrodes, the method comprising:
- generating subfield data using image data input a frame;
- generating a second clock signal in which a first clock signal is delayed for a predetermined time corresponding to a temperature of the plasma display, and outputting the second clock signal;
- generating a control signal using the second clock signal;
- outputting the control signal to the driving integrated circuit through a buffer having a delay value corresponding to the temperature of the plasma display;
- and
- outputting the subfield data to the driving integrated circuit using the control signal and the first clock signal.
Dependencies are inferred from the claim text.