Effective gate length circuit modeling based on concurrent length and mobility analysis
AssigneeInternational Business Machines Corporation
InventorsKanak B. Agarwal, Vivek Joshi
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsKanak B. Agarwal, Vivek Joshi
Estimating the term…
Disclosed is a computer implemented method and computer program product to determine metal oxide semiconductor (MOS) gate functional limitations. A simulator obtains a plurality of slices of a MOS gate, the slices each comprising at least one parameter, the parameter comprising a slice gate width and a slice gate length. The simulator determines a current for each slice based on a slice gate length of the slice to form a length-based current for each slice. The simulator determines a length-based current for the MOS gate by summing the length-based current for each slice. The simulator calculates a stress profile for each slice. The simulator determines a slice carrier mobility for each slice based on the stress profile of each slice. The simulator determines a carrier mobility-based current for each slice, based on each slice carrier mobility. The simulator determines a carrier mobility for the MOS gate based on the carrier mobility-based current for each slice. The simulator determines an effective length for the MOS gate based on the length-based current.
A computer implemented method to determine metal oxide semiconductor (MOS) gate functional limitations, the computer implemented method comprising:
A computer program product comprising computer usable storage device for determining metal oxide semiconductor (MOS) gate functional limitations, comprising:
Dependencies are inferred from the claim text.