Apparatus and method for controlling the access operation by a plurality of data processing devices to a memory
AssigneeInfineon Technologies AG
InventorsJürgen Kreuchauf, Carsten Mielenz
Life of this patent
Estimating the term…
Abstract
In an apparatus for controlling the access operation by a plurality of data processing devices to a memory, each data processing device (10, 11, 12) is assigned a respective address region which indicates the part of the addresses of the memory (13) which the respective data processing device can access. A control device (21) blocks an access operation by a data processing device to the memory (13) if the access operation address is not located in the address region which is assigned to the respective data processing device (10, 11, 12).
Claims20
An apparatus for controlling the access operation by a plurality of data processing devices to a memory, comprising:
- a plurality of memory devices for storing address regions, each memory device being assigned to only one data processing device and including at least one respective address region which indicates the part of the addresses of the memory which the assigned data processing device can access;
- and
- for each memory device a control device for comparing the addresses of access operations of the respective assigned data processing device to the memory with the stored address regions, and for blocking an access operation of the respective assigned data processing device to the memory if the address of an access operation of the respective assigned data processing device is not located in an address region which is assigned to the respective data processing device, the apparatus being arranged between the data processing devices and the memory.
A method for controlling the access operation by a plurality of data processing devices to a memory, comprising the steps of:
- for each data processing device storing at least one address region in a memory device which is assigned only to that data processing device, wherein the at least one address region indicates the part of the addresses of the memory which the data processing device can access;
- and
- comparing the addresses of access operations of the data processing devices to the memory with the stored address regions in each memory device, and blocking an access operation of a data processing device to the memory if the address of an access operation of a respective data processing device is not located in an address region.
A system for controlling the access operation to a memory, comprising:
- a plurality of data processing devices;
- a memory access control unit coupled between said data processing devices and said memory comprising a plurality of registers for storing address regions, each register being assigned to only one data processing device and comprising at least one respective address region which indicates the part of the addresses of the memory which the assigned data processing device can access;
- and
- for each register a control device for comparing the addresses of access operations of the respective assigned data processing device to the memory with the stored address regions, and for blocking an access operation of the respective assigned data processing device to the memory if the address of an access operation of the respective assigned data processing device is not located in an address region which is assigned to the respective data processing device.
Dependencies are inferred from the claim text.