US 8,134,355 B2Granted

Semiconductor device and RFID tag using the semiconductor device

AssigneeSemiconductor Energy Laboratory Co., Ltd.

InventorsHiroki Inoue, Kei Takahashi

Life of this patent

Estimating the term…

Loading patent…

Abstract

A semiconductor device monitors a voltage between a reference potential and an input potential and obtains a constant output potential regardless of a value of the voltage, after the voltage exceeds a predetermined threshold voltage in such a manner that the semiconductor device divides a voltage between the reference potential and the input potential using a plurality of first non-linear elements and at least one linear element to constantly generate a first bias voltage regardless of a value of the voltage, divides a voltage between the reference potential and the input potential using a plurality of second non-linear elements with reference to the first bias voltage to constantly generate a second bias voltage regardless of a value of the voltage, and determines the output potential with reference to the second bias voltage.

Claims18

Dependent claims

A semiconductor device that monitors a voltage between a reference potential and an input potential and obtains a constant output potential regardless of a value of the voltage after the voltage exceeds a predetermined threshold voltage, comprising:

a first to sixth transistors and a resistor, in which:
a gate of the first transistor is electrically connected to a gate of the second transistor,
either a source or a drain of the first transistor is electrically connected to a first wiring and the other of the source and the drain of the first transistor is electrically connected to either a source or a drain of the third transistor,
either a source or a drain of the second transistor is electrically connected to the first wiring and the other of the source and the drain of the second transistor is electrically connected to either a source or a drain of the fourth transistor,
a gate of the second transistor is electrically connected to the other of the source and the drain of the second transistor,
a gate of the third transistor is electrically connected to the other of the source and the drain of the fourth transistor,
the other of the source and the drain of the third transistor is electrically connected to a second wiring,
a gate of the fourth transistor is electrically connected to either the source or the drain of the third transistor,
one terminal of the resistor is electrically connected to the other of the source and the drain of the fourth transistor and the other terminal of the resistor is electrically connected to the second wiring,
a gate of the fifth transistor is electrically connected to the other of the source and the drain of the second transistor,
either a source or a drain of the fifth transistor is electrically connected to the first wiring and the other of the source and the drain of the fifth transistor is electrically connected to either a source or a drain of the sixth transistor,
a gate of the sixth transistor is electrically connected to either the source or the drain of the sixth transistor and the other of the source and the drain of the sixth transistor is electrically connected to the second wiring.

9 more elements

A regulator circuit comprising:

a reference power supply terminal;
an input power supply terminal;
a bias circuit;
a first transistor provided in the bias circuit, wherein one of a source and a drain of the first transistor is connected to the input power supply terminal;
a second transistor provided in the bias circuit, wherein one of a source and a drain of the second transistor is connected to the input power supply terminal, and a gate of the first transistor is connected to a gate of the second transistor;
a third transistor provided in the bias circuit, wherein one of a source and a drain of the third transistor is connected to the reference power supply terminal, and the other of the source and the drain of the third transistor is connected to the other one of the source and the drain of the first transistor;
a fourth transistor provided in the bias circuit, wherein one of a source and a drain of the fourth transistor is connected to the other of the source and the drain of the second transistor, and a gate of the fourth transistor is connected to the other of the source and the drain of the third transistor;
a resistor provided in the bias circuit, wherein one terminal of the resistor is connected to the reference power supply terminal, and the other terminal of the resistor is connected to the other of the source and the drain of the second transistor;
a fifth transistor provided in the bias circuit, wherein a gate of the fifth transistor is connected to the other of the source and the drain of the second transistor, and one of a source and a drain of the fifth transistor is connected to the one of the source and the drain of the second transistor;
a sixth transistor provided in the bias circuit, wherein one of a source and a drain of the sixth transistor is connected to the reference power supply terminal, and the other of the source and the drain of the sixth transistor is connected to the other of the source and the drain of the fifth transistor, and a gate of the sixth transistor is connected to the other of the source and the drain of the sixth transistor, and a constant potential is outputted with respect to the reference power supply terminal by the bias circuit:
an output terminal;
and
a voltage regulator for outputting a potential to the output terminal in accordance with the constant potential.

10 more elements

Dependencies are inferred from the claim text.

Facts

Application: 12/571,938Filed 1 Oct 2009
Priority: JP 2008-2570082 Oct 2008
Published: US 2010/0085030 A18 Apr 2010
Granted: 13 Mar 2012
Term ends: Not estimatedThe source records don’t support an estimate.

Classification5 codes

G05F 3/24
Using diode- transistor combinations: wherein the transistors are of the field-effect type only
G06K 19/0701
With integrated circuit chips: at least one of the integrated circuit chips comprising an arrangement for power management
G06K 19/07749
Constructional details, e.g. mounting of circuits in the carrier: the record carrier being capable of non-contact communication, e.g.…
G05F
Systems for regulating electric or magnetic variables