Address line wiring structure and printed wiring board having same
AssigneeElpida Memory, Inc.
InventorsAtsushi Hiraishi, Toshio Sugano, Masahiro Yamaguchi, Yoji Nishio, Tsutomu Hara, Koichiro Aoki
Life of this patent
Estimating the term…
Loading patent…
AssigneeElpida Memory, Inc.
InventorsAtsushi Hiraishi, Toshio Sugano, Masahiro Yamaguchi, Yoji Nishio, Tsutomu Hara, Koichiro Aoki
Estimating the term…
An address signal line having a stub structure connects between at least three memory elements and a data transferring element and transmits address signals for the memory elements. An address terminal of the data transferring element has an impedance lower than a characteristic impedance of the address signal line. A wiring length TL0 from the data transferring element to a first branch point S1 where a branch line is branched at a shortest distance from the data transferring element is configured to become equal to or greater than a wiring length TL1 from the first branch point S1 to a second branch point S2 where a second branch line is branched. A wiring length TL3 from the second branch point S2 to a third branch point S3 where a third branch line is branched is configured to become greater than the wiring lengths TL0 and TL1.
An address line wiring structure comprising an address signal line that connects between at least three memory elements and a data transferring element for transferring data among the at least three memory elements and that transmits address signals for the memory elements, the address signal line having a stub structure including branch lines branched from a main line to the respective memory elements, wherein:
A wiring structure comprising:
An apparatus, comprising:
Dependencies are inferred from the claim text.