Nonvolatile semiconductor memory device and manufacturing method thereof
AssigneeKabushiki Kaisha Toshiba
InventorsHiroshi Akahori, Wakako Takeuchi, Atsuhiro Sato
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsHiroshi Akahori, Wakako Takeuchi, Atsuhiro Sato
Estimating the term…
A memory device includes a semiconductor substrate, memory elements formed above the substrate in rows and columns, bit lines and word lines selectively connected with the memory elements in the respective columns and rows, each memory element including, a first gate insulator formed above the substrate, a charge accumulation layer formed on the first gate insulator, a second gate insulator formed on the charge accumulation layer, and a control electrode formed on the second gate insulator, wherein a ratio r/d is not smaller than 0.5, where r: a radius of curvature of an upper corner portion or surface roughness of the charge accumulation layer and d: an equivalent oxide thickness of the second gate insulator in a cross section along a direction vertical to the bit lines.
A method of manufacturing a semiconductor memory device, the method comprising:
A method of manufacturing a semiconductor memory device, the method comprising:
Dependencies are inferred from the claim text.